Design Methodology for a Maximum Sequence Length MASH Digital Delta-Sigma Modulator
نویسندگان
چکیده
The paper proposes a novel structure for a MASH digital delta-sigma modulator (DDSM) in order to achieve a long sequence length. The expression for the sequence length is derived. The condition to produce the maximum sequence length is also stated. It is proved that the modulator output only depends on the structure of the first-order error feedback modulator (EFM1) which is the first stage of a Multi-stAge noise SHaping (MASH) modulator.
منابع مشابه
MASH Digital Delta–Sigma Modulator with Multi-Moduli
This chapter proposes a novel design methodology for a Multi-stAge noise SHaping (MASH) digital delta–sigma modulator (DDSM) which employs multi-moduli. The structure is termed the MM-MASH. The adequacy and benefit of using such a structure is demonstrated. In particular, the sequence length is lengthened if the quantizer modulus of the first-order error feedback modulator (EFM1) of each stage ...
متن کاملMathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta-Sigma Modulator
A MASH digital delta–sigma modulator (DDSM) is analyzed mathematically. It incorporates first-order error feedback modulators (EFM) which include prime modulus quantizers to guarantee a minimum sequence length . The purpose of this analysis is to calculate the exact sequence length of the aforementioned MASH DDSM. We show that the sequence length for an th-order member of this modulator family ...
متن کاملReduced Complexity MASH Delta-Sigma Modulator
A reduced complexity digital multi-stage noise shaping (MASH) delta–sigma modulator for fractional-N frequency synthesizer applications is proposed. A long word is used for the first modulator in a MASH structure; the sequence length is maximized by setting the least significant bit of the input to “1;” shorter words are used in subsequent stages. Experimental results confirm simulations.
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملDecrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کامل